System for synchronizing clocks between communication units by using data from a synchronization message which competes with other messages for transfers over a common communication channel Method and apparatus for unique address assignment, node self-identification and topology mapping for a directed acyclic graph System for connecting plurality of electronic units to data and clock buses wherein transmitting and receiving data in synchronization with transmitting and receiving clock signals
#High speed parallel to serial converter series#
A fourth clock triggers the seventh and eight registers simultaneously to latch bits 1 and 3, respectively, of the series of four bits. A third clock triggers the fifth and sixth registers simultaneously to latch bits 0 and 2, respectively, of a series of four bits. Fifth, sixth, seventh and eighth registers have respective data inputs coupled to respective data outputs of the first, second, third and fourth registers. The first and second clocks alternate with each other. A first clock triggers the first and second registers simultaneously and a second clock triggers the third and fourth registers simultaneously. A data input of the fourth register is coupled to a data output of the third register.
A data input of the second register is coupled to a data output of the first register. A data input of the first register and a data input of the third register are coupled to receive the serial data. The data converter comprises one register bank including first and second registers and another register bank including third and fourth registers. A device converts serial data based on one clock to parallel data based on a different, asynchronous clock.
0 kommentar(er)
